The-VLSI-Learning-Journey

The-VLSI-Learning-Journey

Follow

Follow

Day 20: Floorplanning and Placement in VLSI Design

Day 20: Floorplanning and Placement in VLSI Design

Welcome to Day 20! Today, I explored Floorplanning and Placement, key stages in the physical design process of VLSI. These steps are fundamental to achieving an efficient and optimized chip layout, balancing performance, area, and power requirements....

Chandrakiran G

Day 19: Static Timing Analysis (STA) in VLSI

Day 19: Static Timing Analysis (STA) in VLSI

Chandrakiran G

Day 18: Design for Testability (DFT) in VLSI

Day 18: Design for Testability (DFT) in VLSI

Chandrakiran G

Day 17: Low Power Design Techniques in VLSI

Day 17: Low Power Design Techniques in VLSI

Day 16: Multi-Clock Domain Designs and Clock Domain Crossing (CDC)

Day 16: Multi-Clock Domain Designs and Clock Domain Crossing (CDC)

Day 15: Introduction to Clock Tree Synthesis (CTS) in VLSI Design

Day 15: Introduction to Clock Tree Synthesis (CTS) in VLSI Design

Day 14: Advanced Floorplanning Strategies in VLSI Design

Day 14: Advanced Floorplanning Strategies in VLSI Design

Day 13: VLSI Design Flow - From RTL to GDSII

Day 13: VLSI Design Flow - From RTL to GDSII

Day 12: Power-Aware Floorplanning and Layout Optimization

Day 12: Power-Aware Floorplanning and Layout Optimization

Day 11: Low-Power Design Techniques in Digital and Mixed-Signal Systems

Day 11: Low-Power Design Techniques in Digital and Mixed-Signal Systems

Day 10: Timing Analysis and Clock Management in Digital Systems

Day 10: Timing Analysis and Clock Management in Digital Systems

Day 9: Mastering the Fundamentals of Analog and Digital Electronics – A Deep Dive

Day 9: Mastering the Fundamentals of Analog and Digital Electronics – A Deep Dive